


Grinn MiniSOM-8M Datasheet



1 Features

- LGA225 package
- Simple design of the end device
- Up to quad core Arm[®] Cortex[®]-A53
- Arm[®] Cortex[®]-M4
- up to 4GB LPDDR4
- up to 16GB eMMC storage
- 1x RGMII
- PCIe 2.0 x1
- USB 2.0 OTG
- 2x uSDHC interfaces (MMC/SD/SDIO/SDXC)
- 4x UART
- 4x I²C
- 1x QSPI
- 2x SPI
- 1080p60 VP9 Profile 0, 2 (10-bit) Decoder
- 1080p60 HEVC/H.265 Decoder
- 1080p60 VP8 Decoder and Encoder
- 1080p60 AVC/H.264 Encoder and Baseline, Main, High Decoder
- TrustZone support
- GCNanoUltra + GC320 GPUs
- 4-lane MIPI CSI interface
- 4-lane MIPI DSI interface
- S/PDIF in/out
- 4x synchronous audio interface (SAI)
- 8-Channel Pulse Density Modulation (PDM) input

- Advanced security and debug capabilities
- Up to 123 GPIO

2 Applications

- Consumer and Professional Audio
- Industrial automation
- Building/Home automation
- Voice Assistance and Machine Vision
- General purpose consumer and healthcare

3 Description

The Grinn MiniSOM-8M combines high computing power with low power consumption, thanks to the i.MX 8M Mini processor at its core. It features a quad-core Arm Cortex-A53, Arm Cortex-M4, and GCNanoUltra + GC320 GPUs, supporting advanced video processing and AI applications. Its compact LGA225 package design ensures easy integration into end devices, making it suitable for a wide range of industrial and consumer uses.




Figure 1: Functional block diagram

Contents

1	Features	1
2	Applications	1
3	Description	1
4	Boot Options	3
4.1	System Boot Mode Selectors	3
5	Functional Description	4
5.1	Main Components	4
5.1.1	Hardware Resources	4
5.2	Interfaces	4
5.3	Padmap	5
5.4	Pad Description	5
5.5	Power Management Unit	14
5.6	Interfaces	15
5.6.1	Video Interfaces	15
5.6.2	Audio Interfaces	15
5.6.3	Peripheral Interfaces	16
6	Electrical Characteristics	17
6.1	Absolute Maximum Ratings	17
6.2	Recommended Operating Conditions	17
7	Mechanical Characteristics	18
8	Ordering Information	19
9	Revision History	20

4 Boot Options

Grinn MiniSOM-8M can be booted from:

- eMMC Memory
- SPI NOR

Boot devices are selected via physical pin configurations. `AUD_SYNC_MOSI` is read after power-on and determines the boot flow. These pins should not be floating. Pull-up or pull-down resistors should be used to drive these inputs to the appropriate state.

Pin No	Pin Name
V20	AUD_SYNC_MOSI

4.1 System Boot Mode Selectors

AUD_SYNC_MOSI[0]	Description
0b	Boot eMMC
1b	Boot SPI NOR

5 Functional Description

5.1 Main Components

5.1.1 Hardware Resources

The Grinn MiniSOM-8M utilizes the i.MX 8M Mini application processor from NXP Semiconductors™. It is powered by:

- 4x Arm® Cortex®-A53
- 1x Arm® Cortex®-M4
- GCNanoUltra and GC320 GPUs
- Cortex M4 CPU supports low-power standby mode

The Grinn MiniSOM-8M can be equipped with up to 4GB of LPDDR4 RAM and 16GB of eMMC Flash storage.

5.2 Interfaces




Figure 2: Grinn MiniSOM-8M interfaces overview

- RGMII (Reduced gigabit media-independent interface)
- PCIe (Peripheral Component Interconnect Express) 2.0 x1
- 4x SAI (Synchronous Audio Interface)
- 2x USB OTG (Universal Serial Bus On-The-Go) 2.0
- 4-lane MIPI CSI (Camera Serial Interface)
- 4-lane MIPI DSI (Display Serial Interface)
- 3x uSDHC (Ultra Secured Digital Host Controller) interfaces (MMC/SD/SDIO/SDXC)
- 4x UART (universal asynchronous receiver-transmitter)
- 4x I2C (Inter-Integrated Circuit)
- 1x QSPI (Quad Synchronous Serial Interface)
- 2x SPI (Synchronous Serial Interface)
- S/PDIF (SONY/Philips Digital Interface Format) in/out
- 8-Channel PDM (Pulse Density Modulation) input

5.3 Padmap




Figure 3: Grinn MiniSOM-8M pads (top view)

5.4 Pad Description

Table 1: SOM Pinout

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
H6	AG14	GPIO1_-IO00	GPIO1_IO00/CCM_ENET_-PHY_REF_CLK_ROOT/CCM_-REF_CLK_32K/CCM_EXT_-CLK1	I/O	-	NVCC_-GPIO1
J6	AF14	GPIO1_-IO01	GPIO1_IO01/PWM1_-OUT/CCM_REF_CLK_-24M/CCM_EXT_CLK2	I/O	-	NVCC_-GPIO1
K6	AF12	GPIO1_-IO05	GPIO1_IO05/M4_NMI/CCM_-PMIC_READY	I/O	-	NVCC_-GPIO1
C4	AG11	GPIO1_-IO06	GPIO1_IO06/ENET1_-MDC/USDHC1_CD_B/CCM_-EXT_CLK3	I/O	-	NVCC_-GPIO1
K7	AF11	GPIO1_-IO07	GPIO1_IO07/ENET1_-MDIO/USDHC1_WP/CCM_-EXT_CLK4	I/O	-	NVCC_-GPIO1
E5	AG10	GPIO1_-IO08	GPIO1_IO08/ENET1_1588_-EVENT0_IN/USDHC2_-RESET_B	I/O	-	NVCC_-GPIO1
C5	AF10	GPIO1_-IO09	GPIO1_IO09/ENET1_1588_-EVENT0_OUT/USDHC3_-RESET_B/SDMA2_EXT_-EVENT0	I/O	-	NVCC_-GPIO1
M4	AD10	GPIO1_-IO10	GPIO1_IO10/USB1_OTG_ID	I/O	-	NVCC_-GPIO1
A1	AC10	GPIO1_-IO11	GPIO1_IO11/USB2_OTG_-ID/USDHC3_-VSELECT/CCM_PMIC_-READY	I/O	-	NVCC_-GPIO1
M3	AB10	GPIO1_-IO12	GPIO1_IO12/USB1_OTG_-PWR/SDMA2_EXT_EVENT1	I/O	-	NVCC_-GPIO1
L4	AD9	GPIO1_-IO13	GPIO1_IO13/USB1_OTG_-OC/PWM2_OUT	I/O	-	NVCC_-GPIO1

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	
B1	AC9	GPIO1_-IO14	GPIO1_IO14/USB2_OTG_-PWR/USDHC3_CD_B/PWM3_-OUT/CCM_CLKO1	I/O	-	NVCC_-GPIO1	-
C3	AB9	GPIO1_-IO15	GPIO1_IO15/USB2_OTG_-OC/USDHC3_WP/PWM4_-OUT/CCM_CLKO2	I/O	-	NVCC_-GPIO1	-
M12	V26	SD1_CLK	USDHC1_CLK/GPIO2_IO00	I/O	100.41	NVCC_-SD1	-
N11	V27	SD1_-CMD	USDHC1_CMD/GPIO2_IO01	I/O	130.27	NVCC_-SD1	-
M13	Y27	SD1_-DATA0	USDHC1_DATA0/GPIO2_IO02	I/O	84.81	NVCC_-SD1	-
J13	Y26	SD1_-DATA1	USDHC1_DATA1/GPIO2_IO03	I/O	38.87	NVCC_-SD1	-
K12	T27	SD1_-DATA2	USDHC1_DATA2/GPIO2_IO04	I/O	79.63	NVCC_-SD1	-
L11	T26	SD1_-DATA3	USDHC1_DATA3/GPIO2_IO05	I/O	93.79	NVCC_-SD1	-
N13	U27	SD1_-DATA4	USDHC1_DATA4/GPIO2_IO06	I/O	112.92	NVCC_-SD1	-
L13	U26	SD1_-DATA5	USDHC1_DATA5/GPIO2_IO07	I/O	80.55	NVCC_-SD1	-
M11	W27	SD1_-DATA6	USDHC1_DATA6/GPIO2_IO08	I/O	114.52	NVCC_-SD1	-
L12	W26	SD1_-DATA7	USDHC1_DATA7/GPIO2_IO09	I/O	74	NVCC_-SD1	-
K11	R23	SD1_-RESET_B	USDHC1_RESET_B/GPIO2_-IO10	I/O	-	NVCC_-SD1	-
J12	R24	SD1_-STROBE	USDHC1_STROBE/GPIO2_-IO11	I/O	-	NVCC_-SD1	-
D10	W23	SD2_CLK	USDHC2_CLK/GPIO2_IO13	I/O	66.86	NVCC_-SD2	-
C10	W24	SD2_-CMD	USDHC2_CMD/GPIO2_IO14	I/O	79	NVCC_-SD2	-
C9	AB23	SD2_-DATA0	USDHC2_DATA0/GPIO2_IO15	I/O	115.49	NVCC_-SD2	-
B8	AB24	SD2_-DATA1	USDHC2_DATA1/GPIO2_IO16	I/O	133.59	NVCC_-SD2	-
D9	V24	SD2_-DATA2	USDHC2_DATA2/GPIO2_IO17	I/O	90.77	NVCC_-SD2	-
C8	V23	SD2_-DATA3	USDHC2_DATA3/GPIO2_IO18	I/O	92.68	NVCC_-SD2	-
A8	AA27	SD2_WP	USDHC2_WP/GPIO2_IO20	I/O	-	NVCC_-SD2	-
B7	AA26	SD2_CD_-B	USDHC2_CD_B/GPIO2_IO12	I/O	-	NVCC_-SD2	-
A7	AB26	SD2_-RESET_B	USDHC2_RESET_B/GPIO2_-IO19	I/O	-	NVCC_-SD2	-
M2	E9	I2C1_SCL	I2C1_SCL	I/O	-	NVCC_-I2C	-
L2	F9	I2C1_SDA	I2C1_SDA	I/O	-	NVCC_-I2C	-
D4	D9	I2C2_SDA	I2C2_SDA/ENET1_1588_-EVENT1_OUT/USDHC3_-WP/GPIO5_IO17	I/O	-	NVCC_-I2C	-
D3	D10	I2C2_SCL	I2C2_SCL/ENET1_1588_-EVENT1_IN/USDHC3_CD_-B/GPIO5_IO16	I/O	-	NVCC_-I2C	-
C7	E10	I2C3_SCL	I2C3_SCL/PWM4_-OUT/GPT2_CLK/GPIO5_IO18	I/O	-	NVCC_-I2C	-
D7	F10	I2C3_SDA	I2C3_SDA/PWM3_-OUT/GPT3_CLK/GPIO5_IO19	I/O	-	NVCC_-I2C	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	
N14	E13	I2C4.SDA	I2C4.SDA/PWM1_- OUT/GPIO5.IO21	I/O	-	NVCC_- I2C	-
N15	D13	I2C4.SCL	I2C4.SCL/PWM2_- OUT/PCIE1.CLKREQ_- B/GPIO5.IO20	I/O	-	NVCC_- I2C	-
B6	D6	ECSPI1_- SCLK	ECSPI1.SCLK/UART3_- RX/GPIO5.IO06	I/O	-	NVCC_- ECSPI	-
B5	B7	ECSPI1_- MOSI	ECSPI1.MOSI/UART3_- TX/GPIO5.IO07	I/O	-	NVCC_- ECSPI	-
A6	A7	ECSPI1_- MISO	ECSPI1.MISO/UART3.CTS_- B/GPIO5.IO08	I/O	-	NVCC_- ECSPI	-
B4	B6	ECSPI1_- SS0	ECSPI1.SS0/UART3.RTS_- B/GPIO5.IO09	I/O	-	NVCC_- ECSPI	-
A10	E6	ECSPI2_- SCLK	ECSPI2.SCLK/UART4_- RX/GPIO5.IO10	I/O	-	NVCC_- ECSPI	-
A11	A8	ECSPI2_- MISO	ECSPI2.MISO/UART4.CTS_- B/GPIO5.IO12	I/O	-	NVCC_- ECSPI	-
B9	B8	ECSPI2_- MOSI	ECSPI2.MOSI/UART4_- TX/GPIO5.IO11	I/O	-	NVCC_- ECSPI	-
A9	A6	ECSPI2_- SS0	ECSPI2.SS0/UART4.RST_- B/GPIO5.IO13	I/O	-	NVCC_- ECSPI	-
A4	E14	UART1_- RXD	UART1.RX/ECSPI3_- SCLK/GPIO5.IO22	I/O	-	NVCC_- UART	-
A5	F13	UART1_- TXD	UART1.TX/ECSPI3_- MOSI/GPIO5.IO23	I/O	-	NVCC_- UART	-
J1	F15	UART2_- RXD	UART2.RX/ECSPI3_- MISO/GPIO5.IO24	I/O	-	NVCC_- UART	-
K1	E15	UART2_- TXD	UART2.TX/ECSPI3_- SS0/GPIO5.IO25	I/O	-	NVCC_- UART	-
D11	E18	UART3_- RXD	UART3.RX/UART1.CTS_- B/USDHC3.RESET_- B/GPIO5.IO26	I/O	-	NVCC_- UART	-
C11	D18	UART3_- TXD	UART3.TX/UART1.RTS_- B/USDHC3_- VSELECT/GPIO5.IO27	I/O	-	NVCC_- UART	-
P15	F19	UART4_- RXD	UART4.RX/UART2.CTS_- B/PCIE1.CLKREQ_B/GPIO5_- IO28	I/O	-	NVCC_- UART	-
R15	F18	UART4_- TXD	UART4.TX/UART2.RTS_- B/GPIO5.IO29	I/O	-	NVCC_- UART	-
B14	A25	ONOFF		Input	-	NVCC_- SNVS_- 1P8	PU 100k
J8	B24	POR_B		Input	-	NVCC_- SNVS_- 1P8	PU 100k
P14	A24	PMIC_- ON_REQ		Output	-	NVCC_- SNVS_- 1P8	-
C12	G26	BOOT_- MODE0		Input	-	VDD_3V3	-
D12	G27	BOOT_- MODE1		Input	-	NVCC_- JTAG	-
B13	D26	TEST_- MODE		Input	-	NVCC_- JTAG	PD 100k
L7	F26	JTAG_- TCK		Input	-	NVCC_- JTAG	PD 8k2
L6	F27	JTAG_- TMS		Input	-	NVCC_- JTAG	-
K5	E27	JTAG_- TDI		Input	-	NVCC_- JTAG	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
L5	E26	JTAG_-TDO		Output	-	NVCC_-JTAG -
K4	C27	JTAG_-TRST_B		Input	-	NVCC_-JTAG -
A12	H27	CLKIN1		Input	-	VDD_3V3 -
A13	J27	CLKIN2		Input	-	NVCC_-CLK -
A15	H26	CLKOUT1		Output	-	NVCC_-CLK -
A14	J26	CLKOUT2		Output	-	NVCC_-CLK -
L3	-	SYS_-RSTn		Input	-	- PU 100k
E11	-	RESERVE1		Passive	-	- -
E9	H10	NVCC_-ECSPI		Power	-	- -
G11	W22	NVCC_-ENET		Power	-	- -
G10	W12	NVCC_-GPIO1		Power	-	- -
F10	J11	NVCC_-I2C		Power	-	- -
F11	W18/V19/V	NVCC_-SAI		Power	-	- -
D8	Y10	NVCC_-SAI3		Power	-	- -
H10	V20	NVCC_-SD1		Power	-	- -
J7	V22	NVCC_-SD2		Power	-	- -
E10	J12	NVCC_-UART		Power	-	- -
B10	-	GND		Power	-	- -
B11	-	GND		Power	-	- -
B12	-	GND		Power	-	- -
B15	-	GND		Power	-	- -
C2	-	GND		Power	-	- -
C13	-	GND		Power	-	- -
D13	-	GND		Power	-	- -
E6	-	GND		Power	-	- -
E7	-	GND		Power	-	- -
E8	-	GND		Power	-	- -
E13	-	GND		Power	-	- -
F6	-	GND		Power	-	- -
F7	-	GND		Power	-	- -
F8	-	GND		Power	-	- -
F15	-	GND		Power	-	- -
G6	-	GND		Power	-	- -
G7	-	GND		Power	-	- -
G8	-	GND		Power	-	- -
H7	-	GND		Power	-	- -
H8	-	GND		Power	-	- -
H9	-	GND		Power	-	- -
H13	-	GND		Power	-	- -
K13	-	GND		Power	-	- -
M14	-	GND		Power	-	- -
M15	-	GND		Power	-	- -

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
N1	-	GND		Power	-	-
N2	-	GND		Power	-	-
M10	-	GND		Power	-	-
M12	-	GND		Power	-	-
P3	-	GND		Power	-	-
P8	-	GND		Power	-	-
R3	-	GND		Power	-	-
R14	-	GND		Power	-	-
R1	-	VIN		Power	-	-
R2	-	VIN		Power	-	-
P1	-	VIN		Power	-	-
P2	-	VIN		Power	-	-
M1	-	VDD_1V8		Power	-	-
L1	-	VDD_3V3		Power	-	-
G9	-	VDD_1V8		Power	-	-
F9	-	VDD_3V3		Power	-	-
N4	F22	USB1_- VBUS		Input	-	VDD_- USB_3P3
P4	A22	USB1_DN		I/O	409.11	VDD_- USB_3P3
R4	B22	USB1_DP		I/O	408.5	VDD_- USB_3P3
N3	D22	USB1_ID		Input	-	VDD_- USB_1P8
A3	F23	USB2_- VBUS		Input	-	VDD_- USB_3P3
B2	A23	USB2_DN		I/O	176.36	VDD_- USB_3P3
A2	B23	USB2_DP		I/O	177.07	VDD_- USB_3P3
B3	D23	USB2_ID		Input	-	VDD_- USB_1P8
P5	AC27	ENET_- MDC	ENET1_MDC/GPIO1_IO16	I/O	236.42	NVCC_- ENET
R5	AB27	ENET_- MDIO	ENET1_MDIO/GPIO1_IO17	I/O	244.67	NVCC_- ENET
R6	AF24	ENET_- TX_CTL	ENET1_RGMIL_TX_- CTL/GPIO1_IO22	I/O	221.51	NVCC_- ENET
P6	AG24	ENET_- TXC	ENET1_RGMIL_TXC/ENET1_- TX_ER/GPIO1_IO23	I/O	223.95	NVCC_- ENET
N6	AG26	ENET_- TD0	ENET1_RGMIL_TD0/GPIO1_- IO21	I/O	231.01	NVCC_- ENET
M6	AF26	ENET_- TD1	ENET1_RGMIL_TD1/GPIO1_- IO20	I/O	238.57	NVCC_- ENET
N5	AG25	ENET_- TD2	ENET1_RGMIL_TD2/ENET1_- TX_CLK/CCM_ENET_REF_- CLK_ROOT/GPIO1_IO19	I/O	231.95	NVCC_- ENET
M5	AF25	ENET_- TD3	ENET1_RGMIL_TD3/GPIO1_- IO18	I/O	230.54	NVCC_- ENET
N7	AF27	ENET_- RX_CTL	ENET1_RGMIL_RX_- CTL/GPIO1_IO24	I/O	222.2	NVCC_- ENET
M7	AE26	ENET_- RXC	ENET1_RGMIL_RXC/ENET1_- RX_ER/GPIO1_IO25	I/O	225.66	NVCC_- ENET
P7	AE27	ENET_- RD0	ENET1_RGMIL_RD0/GPIO1_- IO26	I/O	221.3	NVCC_- ENET
R7	AD27	ENET_- RD1	ENET1_RGMIL_RD1/GPIO1_- IO27	I/O	229.41	NVCC_- ENET
N8	AD26	ENET_- RD2	ENET1_RGMIL_RD2/GPIO1_- IO28	I/O	222.74	NVCC_- ENET

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
R8	AC26	ENET_-RD3	ENET1_RGMILRD3/GPIO1_-IO29	I/O	221.87	NVCC_-ENET
H12	N24	NAND_-CE0_B	RAWNAND_CE0_B/QSPIA_-SS0_B/GPIO3_IO01	I/O	-	VDD_1V8
G12	N22	NAND_-ALE	RAWNAND_ALE/QSPIA_-SCLK/GPIO3_IO00	I/O	-	NVCC_-NAND_-1P8
F12	P23	NAND_-DATA00	RAWNAND_DATA00/QSPIA_-A_DATA0/GPIO3_IO06	I/O	-	NVCC_-NAND_-1P8
F14	K24	NAND_-DATA01	RAWNAND_DATA01/QSPIA_-A_DATA1/GPIO3_IO07	I/O	-	NVCC_-NAND_-1P8
G13	K23	NAND_-DATA02	RAWNAND_DATA02/QSPIA_-A_DATA2/USDHC3_CD_-B/GPIO3_IO08	I/O	-	NVCC_-NAND_-1P8
E12	N23	NAND_-DATA03	RAWNAND_DATA03/QSPIA_-A_DATA3/USDHC3_-WP/GPIO3_IO09	I/O	-	NVCC_-NAND_-1P8
F13	R22	NAND_-DQS	RAWNAND_DQS/QSPIA_-DQS/GPIO3_IO14	I/O	-	NVCC_-NAND_-1P8
F1	AB18	SAI1_-MCLK	SAI1_MCLK/SAI5_-MCLK/SAI1_TX_-BCLK/PDM.CLK/GPIO4_-IO20	I/O	-	NVCC_-SAI1
G4	AB19	SAI1_-TXFS	SAI1_TX_SYNC/SAI5_TX_-SYNC/CORESIGHT_-EVENTO/GPIO4_IO10	I/O	-	NVCC_-SAI1
G5	AC18	SAI1_-TXC	SAI1_TX_BCLK/SAI5_TX_-BCLK/CORESIGHT_-EVENTI/GPIO4_IO11	I/O	-	NVCC_-SAI1
G2	AG20	SAI1_-TXD0	SAI1_TX_DATA0/SAI5_TX_-DATA0/CORESIGHT_-TRACE8/GPIO4_IO12/SRC_-BOOT_CFG8	I/O	-	NVCC_-SAI1
H2	AF20	SAI1_-TXD1	SAI1_TX_DATA1/SAI5_TX_-DATA1/CORESIGHT_-TRACE9/GPIO4_IO13/SRC_-BOOT_CFG9	I/O	-	NVCC_-SAI1
J3	AG21	SAI1_-TXD2	SAI1_TX_DATA2/SAI5_TX_-DATA2/CORESIGHT_-TRACE10/GPIO4_IO14/SRC_-BOOT_CFG10	I/O	-	NVCC_-SAI1
K3	AF21	SAI1_-TXD3	SAI1_TX_DATA3/SAI5_TX_-DATA3/CORESIGHT_-TRACE11/GPIO4_IO15/SRC_-BOOT_CFG11	I/O	-	NVCC_-SAI1
K2	AG22	SAI1_-TXD4	SAI1_TX_DATA4/SAI6_RX_-BCLK/SAI6_TX_-BCLK/CORESIGHT_-TRACE12/GPIO4_IO16/SRC_-BOOT_CFG12	I/O	-	NVCC_-SAI1
H1	AF22	SAI1_-TXD5	SAI1_TX_DATA5/SAI6_RX_-DATA0/SAI6_TX_-DATA0/CORESIGHT_-TRACE13/GPIO4_IO17/SRC_-BOOT_CFG13	I/O	-	NVCC_-SAI1
J2	AG23	SAI1_-TXD6	SAI1_TX_DATA6/SAI6_RX_-SYNC/SAI6_TX_-SYNC/CORESIGHT_-TRACE14/GPIO4_IO18/SRC_-BOOT_CFG14	I/O	-	NVCC_-SAI1

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
G1	AF23	SAI1_-TXD7	SAI1_TX_DATA7/SAI6_-MCLK/PDM_-CLK/CORESIGHT_-TRACE15/GPIO4_IO19/SRC_-BOOT_CFG15	I/O	-	NVCC_-SAI1
F2	AG16	SAI1_-RXFS	SAI1_RX_SYNC/SAI5_RX_-SYNC/CORESIGHT_-TRACE_-CLK/GPIO4_IO00	I/O	-	NVCC_-SAI1
F4	AF16	SAI1_-RXC	SAI1_RX_BCLK/SAI5_RX_-BCLK/CORESIGHT_-TRACE_-CTL/GPIO4_IO01	I/O	-	NVCC_-SAI1
F3	AG15	SAI1_-RXD0	SAI1_RX_DATA0/SAI5_RX_-DATA0/SAI1_TX_-DATA1/PDM_BIT_-STREAM0/CORESIGHT_-TRACE0/GPIO4_IO02/SRC_-BOOT_CFG0	I/O	-	NVCC_-SAI1
F5	AF15	SAI1_-RXD1	SAI1_RX_DATA1/SAI5_RX_-DATA1/PDM_BIT_-STREAM1/CORESIGHT_-TRACE1/GPIO4_IO03/SRC_-BOOT_CFG1	I/O	-	NVCC_-SAI1
G3	AG17	SAI1_-RXD2	SAI1_RX_DATA2/SAI5_RX_-DATA2/PDM_BIT_-STREAM2/CORESIGHT_-TRACE2/GPIO4_IO04/SRC_-BOOT_CFG2	I/O	-	NVCC_-SAI1
H5	AF17	SAI1_-RXD3	SAI1_RX_DATA3/SAI5_RX_-DATA3/PDM_BIT_-STREAM3/CORESIGHT_-TRACE3/GPIO4_IO05/SRC_-BOOT_CFG3	I/O	-	NVCC_-SAI1
J5	AG18	SAI1_-RXD4	SAI1_RX_DATA4/SAI6_TX_-BCLK/SAI6_RX_-BCLK/CORESIGHT_-TRACE4/GPIO4_IO06/SRC_-BOOT_CFG4	I/O	-	NVCC_-SAI1
H4	AF18	SAI1_-RXD5	SAI1_RX_DATA5/SAI6_TX_-DATA0/SAI6_RX_-DATA0/SAI1_RX_-SYNC/CORESIGHT_-TRACE5/GPIO4_IO07/SRC_-BOOT_CFG5	I/O	-	NVCC_-SAI1
J4	AG19	SAI1_-RXD6	SAI1_RX_DATA6/SAI6_TX_-SYNC/SAI6_RX_-SYNC/CORESIGHT_-TRACE6/GPIO4_IO08/SRC_-BOOT_CFG6	I/O	-	NVCC_-SAI1
H3	AF19	SAI1_-RXD7	SAI1_RX_DATA7/SAI6_-MCLK/SAI1_TX_SYNC/SAI1_-TX_DATA4/CORESIGHT_-TRACE7/GPIO4_IO09/SRC_-BOOT_CFG7	I/O	-	NVCC_-SAI1
L10	AD19	SAI2_-MCLK	SAI2_MCLK/SAI5_-MCLK/GPIO4_IO27	I/O	-	NVCC_-SAI2
M9	AD23	SAI2_-TXFS	SAI2_TX_SYNC/SAI5_TX_-DATA1/SAI2_TX_-DATA1/UART1_CTS_-B/GPIO4_IO24	I/O	-	NVCC_-SAI2
L8	AD22	SAI2_-TXC	SAI2_TX_BCLK/SAI5_TX_-DATA2/GPIO4_IO25	I/O	-	NVCC_-SAI2
M10	AC22	SAI2_-TXD0	SAI2_TX_DATA0/SAI5_TX_-DATA3/GPIO4_IO26	I/O	-	NVCC_-SAI2

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain
L9	AC19	SAI2_-RXFS	SAI2_RX_SYNC/SAI5_TX_-SYNC/SAI5_TX_-DATA1/SAI2_RX_-DATA1/UART1_TX/GPIO4_-IO21	I/O	-	NVCC_-SAI2
M8	AB22	SAI2_-RXC	SAI2_RX_BCLK/SAI5_TX_-BCLK/UART1_RX/GPIO4_-IO22	I/O	-	NVCC_-SAI2
N9	AC24	SAI2_-RXD0	SAI2_RX_DATA0/SAI5_TX_-DATA0/UART1_RTS_-B/GPIO4_IO23	I/O	-	NVCC_-SAI2
H11	AD15	SAI5_-MCLK	SAI5_MCLK/SAI1_TX_-BCLK/GPIO3_IO25	I/O	-	NVCC_-SAI5
J11	AB15	SAI5_-RXFS	SAI5_RX_SYNC/SAI1_TX_-DATA0/GPIO3_IO19	I/O	-	NVCC_-SAI5
K10	AC15	SAI5_-RXC	SAI5_RX_BCLK/SAI1_TX_-DATA1/PDM_CLK/GPIO3_-IO20	I/O	-	NVCC_-SAI5
K8	AD18	SAI5_-RXD0	SAI5_RX_DATA0/SAI1_TX_-DATA2/PDM_BIT_-STREAM0/GPIO3_IO21	I/O	-	NVCC_-SAI5
K9	AC14	SAI5_-RXD1	SAI5_RX_DATA1/SAI1_TX_-DATA3/SAI1_TX_-SYNC/SAI5_TX_SYNC/PDM_-BIT_STREAM1/GPIO3_IO22	I/O	-	NVCC_-SAI5
J9	AD13	SAI5_-RXD2	SAI5_RX_DATA2/SAI1_TX_-DATA4/SAI1_TX_-SYNC/SAI5_TX_BCLK/PDM_-BIT_STREAM2/GPIO3_IO23	I/O	-	NVCC_-SAI5
J10	AC13	SAI5_-RXD3	SAI5_RX_DATA3/SAI1_TX_-DATA5/SAI1_TX_-SYNC/SAI5_TX_-DATA0/PDM_BIT_-STREAM3/GPIO3_IO24	I/O	-	NVCC_-SAI5
E3	AD6	SAI3_-MCLK	SAI3_MCLK/PWM4_-OUT/SAI5_MCLK/GPIO5_-IO02	I/O	-	NVCC_-SAI3
C1	AC6	SAI3_-TXFS	SAI3_TX_SYNC/GPT1_-CAPTURE2/SAI5_RX_-DATA1/SAI3_TX_-DATA1/UART2_RX/GPIO4_-IO31	I/O	-	NVCC_-SAI3
E1	AG6	SAI3_-TXC	SAI3_TX_BCLK/GPT1_-COMPARE2/SAI5_RX_-DATA2/UART2_TX/GPIO5_-IO00	I/O	-	NVCC_-SAI3
E2	AF6	SAI3_-TXD	SAI3_TX_DATA0/GPT1_-COMPARE3/SAI5_RX_-DATA3/GPIO5_IO01	I/O	-	NVCC_-SAI3
D1	AG8	SAI3_-RXFS	SAI3_RX_SYNC/GPT1_-CAPTURE1/SAI5_RX_-SYNC/SAI3_RX_-DATA1/GPIO4_IO28	I/O	-	NVCC_-SAI3
E4	AG7	SAI3_-RXC	SAI3_RX_BCLK/GPT1_-CLK/SAI5_RX_-BCLK/UART2_CTS_-B/GPIO4_IO29	I/O	-	NVCC_-SAI3
D2	AF7	SAI3_-RXD	SAI3_RX_DATA0/GPT1_-COMPARE1/SAI5_RX_-DATA0/UART2_RTS_-B/GPIO4_IO30	I/O	-	NVCC_-SAI3
C6	AF9	SPDIF_-TX	SPDIF1_OUT/PWM3_-OUT/GPIO5_IO03	I/O	-	NVCC_-SAI3
D5	AG9	SPDIF_-RX	SPDIF1_IN/PWM2_-OUT/GPIO5_IO04	I/O	-	NVCC_-SAI3

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	
D6	AF8	SPDIF_- EXT_- CLK	SPDIF1_EXT_CLK/PWM1_- OUT/GPIO5_IO05	I/O	-	NVCC_- SAI3	-
E14	A21	PCIE_- CLK_N		I/O	75.93	-	-
E15	B21	PCIE_- CLK_P		I/O	77.08	-	-
D14	A19	PCIE_- RXN_N		Input	-	-	-
D15	B19	PCIE_- RXN_P		Input	74.58	-	-
C15	B20	PCIE_- TXN_P		Output	75.25	-	-
C14	A20	PCIE_- TXN_N		Output	74.98	-	-
J14	A16	MIPI_- CSI_- CLK_N		Input	159.89	VDD_- MIPI_1P8	-
J15	B16	MIPI_- CSI_- CLK_P		Input	159.61	VDD_- MIPI_1P8	-
L14	A14	MIPI_- CSLD0_N		Input	162.5	VDD_- MIPI_1P8	-
L15	B14	MIPI_- CSLD0_P		Input	162.38	VDD_- MIPI_1P8	-
K14	A15	MIPI_- CSLD1_N		Input	158.79	VDD_- MIPI_1P8	-
K15	B15	MIPI_- CSLD1_P		Input	158.69	VDD_- MIPI_1P8	-
H14	A17	MIPI_- CSLD2_N		Input	158.51	VDD_- MIPI_1P8	-
H15	B17	MIPI_- CSLD2_P		Input	158.2	VDD_- MIPI_1P8	-
G14	A18	MIPI_- CSLD3_N		Input	160.43	VDD_- MIPI_1P8	-
G15	B18	MIPI_- CSLD3_P		Input	160.57	VDD_- MIPI_1P8	-
P11	A11	MIPI_- DSI_- CLK_N		Output	208.33	VDD_- MIPI_1P8	-
R11	B11	MIPI_- DSI_- CLK_P		Output	207.84	VDD_- MIPI_1P8	-
P9	A9	MIPI_- DSLD0_N		Output	206.43	VDD_- MIPI_1P8	-
R9	B9	MIPI_- DSLD0_P		Output	208.67	VDD_- MIPI_1P8	-
P10	A10	MIPI_- DSLD1_N		Output	206.71	VDD_- MIPI_1P8	-
R10	B10	MIPI_- DSLD1_P		Output	207.34	VDD_- MIPI_1P8	-
P12	A12	MIPI_- DSLD2_N		Output	206.9	VDD_- MIPI_1P8	-
R12	B12	MIPI_- DSLD2_P		Output	206.4	VDD_- MIPI_1P8	-
P13	A13	MIPI_- DSLD3_N		Output	209.67	VDD_- MIPI_1P8	-
R13	B13	MIPI_- DSLD3_P		Output	209.21	VDD_- MIPI_1P8	-

5.5 Power Management Unit

The Grinn MiniSOM-8M is powered by a single voltage of 4.5..5.5V, the PMIC present on the PCB supplies the relevant circuits and controls the reference voltages necessary for the correct operation of the SoC. Two 3.3V and 1.8V lines are available to the user. However, care must be taken not to exceed the maximum current consumption for these lines of 3A and 1.5A respectively, where the consumption of the components present on the board using these lines must be taken into account.




Figure 4: Grinn MiniSOM-8M power delivery scheme

See section 6 - Electrical characteristics for additional informations.

5.6 Interfaces

5.6.1 Video Interfaces




Figure 5: Grinn MiniSOM-8M video processing

- 1x MIPI DSI 4-lane
- 1x MIPI CSI 4-lane

5.6.2 Audio Interfaces




Figure 6: Grinn MiniSOM-8M audio interfaces

- SPDIF IN/OUT
- 5x SAI
- PDM input

5.6.3 Peripheral Interfaces

The Grinn MiniSOM-8M provides a variety of interfaces:

- up to two USB 2.0 OTG
- PCIe 2.0 1-lane
- 1x RGMII
- up to 2x SPI and 1x QSPI interfaces
- up to 4x high-speed UART
- up to 4x I²C interfaces
- up to 3x MSDC/eMMC/SD/SDIO
- up to 4x PWM outputs

6 Electrical Characteristics

6.1 Absolute Maximum Ratings

	Minimum	Maximum	Unit
Supply voltage V_{SYS}	3.0	5.0	V
Storage temperature		40	°C

6.2 Recommended Operating Conditions

	Minimum	Nominal	Maximum	Unit
Supply voltage V_{SYS}	4.5	5.0	5.5V	V
Ambient storage temperature	-30	—	85	°C
Ambient operating temperature	-30	—	85	°C

7 Mechanical Characteristics




Figure 7: Grinn MiniSOM-8M dimensions top-view





Figure 8: Grinn MiniSOM-8M dimensions bottom-view

8 Ordering Information



9 Revision History

Revision	Changes
1.0	Initial revision.
1.1	Update SOM name.

Grinn sp. z o. o.
Strzegomska 140a
54-429 Wrocław
Poland

www: <https://www.grinn-global.com>

office: office@grinn-global.com

phone: +48 71 716 40 99

wiki: <https://wiki.grinn-global.com>

technical support: support@grinn-global.com

Copyright © 2024 Grinn sp. z o. o.

All rights reserved. No part of this document may be photocopied or recorded on any electronic media without written permission of Grinn sp. z o. o.

The information contained in this documentation is subject to change without prior notice. We assume no liability for erroneous information or its consequences. Grinn sp. z o. o. reserves the right to change details in this publication without notice.

Grinn sp. z o. o. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Grinn sp. z o. o. does not make any commitment to update the information contained herein.

Trademarks used from other companies refer exclusively to the products of those companies. Product and company names herein may be the trademarks of their respective owners.